Analysis and Design of Direct Reference Feed-Forward Compensation for Fast-Settling All-Digital Phase-Locked Loop

نویسندگان

  • Win Chaivipas
  • Akira Matsuzawa
چکیده

A method for shortening of the settling time in all digital phase-locked loops is proposed. The method utilizes self monitoring to obtain the parameters necessary for feed-forward compensation. Analysis shows that by employing this technique both fast settling and good stability can be achieved simultaneously. Matlab and Verilog-AMS simulation shows that typical settling speed can be reduced to less than one tenth compared to a system without the feed-forward compensation, by merely employing the feed-forward compensation system. Further more a design example shows that this settling time can be decreased further to less than one fifteenth through design considerations when compared to a speed optimized phase-locked loop design system without direct reference feed-forward compensation. key words: all-digital phase locked loop, feed-forward, fast settling, frequency synthesizer

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Settling Time All Digital DLL For VHF Application

Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...

متن کامل

Baseband Carrier Recovery and Phase Tracking as a Doppler Compensation Technique for a zero-IF SDR

Compensating for the Doppler effect is a significant problem in low earth orbit (LEO) satellite communications. The effect of Doppler shift is that the baseband carrier signal is shifted in the frequency spectrum. This paper presents the design and analysis of a two-stage baseband carrier recovery algorithm for software-defined radio (SDR). The first-stage frequency-locked loop calculates a coa...

متن کامل

بررسی ضرایب بهینه برای بهره خط تاخیر در حلقه قفل شده تاخیر جهت اکتساب زمان نشست کم

Reducing the locking time or settling time is one of the major challenges in the design of Delay Locked Loop (DLL) based frequency synthesizer. In this paper a common structure for DLL based frequency synthesizer is considered in which the number of delay cells in the direct path is specified. Then, the designed delay locked loop is optimized using genetic algorithm (GA). GA changes the phase-v...

متن کامل

A Frequency Synthesis of All Digital Phase Locked Loop

All Digital Phase locked loops (ADPLL) plays a major role in System on Chips (SoC). Many EDA tools are used to design such complicated ADPLLs. It operates on two modes such as frequency acquisition mode and phase acquisition mode. Frequency acquisition mode is faster compared to Phase acquisition, hence frequency synthesis is performed. The CMOS technology is used to design such a complex desig...

متن کامل

An Improved Analog Waveforms Generation Technique using Direct Digital Synthesizer

In many kinds of equipment, it is important to produce readily control accurate waveforms of various frequencies and profiles such as agile frequency sources with low phase noise and low spurious signal content for communications, and simply generated frequency for industrial and biomedical applications. A direct digital synthesizer (DDS) provides many significant advantages over the PLL approa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 90-C  شماره 

صفحات  -

تاریخ انتشار 2007